



3 V to 5 V Single Supply, 600 kSPS 12-Bit Sampling ADCs

Preliminary Technical Data

AD7855

FEATURES

Specified for V_{DD} of 3 V to 5.5 V
Read-Only Operation
System and Self-Calibration

Flexible Parallel Interface
12-Bit Parallel/8-Bit Parallel
28-Pin SOIC and SSOP Packages

APPLICATIONS

Instrumentation and Control Systems
High Speed Modems


GENERAL DESCRIPTION

The AD7855 is a high speed, low power, 12-bit ADC that operates from a single 3 V or 5 V power supply, the AD7855 being optimized for speed and low power. The ADC powers up with a set of default conditions at which time it can be operated as a read-only ADC. The ADC contains self-calibration and system calibration options to ensure accurate operation over time and temperature and has a number of power-down options for low power applications.

The AD7855 is capable of 600 kHz throughput rate. The input track-and-hold acquires a signal in 500 ns and features a pseudo-differential sampling scheme. The AD7855 input voltage range is 0 to V_{REF} (unipolar) and $-V_{REF}/2$ to $+V_{REF}/2$, centered at $V_{REF}/2$ (bipolar). The coding is straight binary in unipolar mode and twos complement in bipolar mode. Input signal range is to the supply and the part is capable of converting full-power signals to 400 kHz.

CMOS construction ensures low power dissipation. The part is available in 28-pin small outline (SOIC) and 28-lead small shrink outline (SSOP) packages.

FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

1. Operation with either 3 V or 5 V power supplies.
2. Flexible power management options including automatic power-down after conversion. By using the power management options a superior power performance at slower throughput rates can be achieved:
3. Operates with reference voltages from 1.2 V to AV_{DD} .
4. Analog input ranges from 0 V to AV_{DD} .
5. Self-calibration and system calibration.
6. Versatile parallel I/O port.

Prelim A 12/97

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 World Wide Web Site: <http://www.analog.com>
Fax: 781/326-8703 © Analog Devices, Inc., 1997

PRELIMINARY TECHNICAL DATA

AD7855

AD7855—SPECIFICATIONS^{1, 2}

($AV_{DD} = DV_{DD} = +3.0\text{ V to }+5.5\text{ V}$, $REF_{IN} = 2.5\text{ V}$

External Reference, $f_{CLKIN} = 12\text{ MHz}$; $f_{SAMPLE} = 600\text{ kHz}$; $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.)

Parameter	A Version ¹	Units	Test Conditions/Comments
DYNAMIC PERFORMANCE			
Signal to Noise + Distortion Ratio ³ (SNR)	70	dB min	Typically SNR is 72 dB $V_{IN} = 10\text{ kHz Sine Wave}$, $f_{SAMPLE} = 600\text{ kHz}$
Total Harmonic Distortion (THD)	-78	dB max	$V_{IN} = 10\text{ kHz Sine Wave}$, $f_{SAMPLE} = 600\text{ kHz}$
Peak Harmonic or Spurious Noise Intermodulation Distortion (IMD)	-78	dB max	$V_{IN} = 10\text{ kHz Sine Wave}$, $f_{SAMPLE} = 600\text{ kHz}$
Second Order Terms	-78	dB typ	$f_a = 9.983\text{ kHz}$, $f_b = 10.05\text{ kHz}$, $f_{SAMPLE} = 600\text{ kHz}$
Third Order Terms	-78	dB typ	$f_a = 9.983\text{ kHz}$, $f_b = 10.05\text{ kHz}$, $f_{SAMPLE} = 600\text{ kHz}$
DC ACCURACY			
Resolution	12	Bits	5 V Reference $V_{DD} = 5\text{ V}$ Guaranteed No Missed Codes to 12 Bits
Integral Nonlinearity	± 1	LSB max	
Differential Nonlinearity	± 1	LSB max	
Unipolar Offset Error	± 3	LSB max	
	± 2	LSB typ	
Unipolar Gain Error	± 4	LSB max	
	± 2	LSB typ	
Bipolar Positive Full-Scale Error	± 4	LSB max	
	± 2	LSB typ	
Negative Full-Scale Error	± 4	LSB max	
	± 2	LSB typ	
Bipolar Zero Error	± 4	LSB max	
ANALOG INPUT			
Input Voltage Ranges	0 to V_{REF}	Volts	i.e., $A_{IN}(+) - A_{IN}(-) = 0$ to V_{REF} , $A_{IN}(-)$ can be biased up but $A_{IN}(+)$ cannot go below $A_{IN}(-)$. i.e., $A_{IN}(+) - A_{IN}(-) = -V_{REF}/2$ to $+V_{REF}/2$, $A_{IN}(-)$ should be biased to $+V_{REF}/2$ and $A_{IN}(+)$ can go below $A_{IN}(-)$ but cannot go below 0 V.
	$\pm V_{REF}/2$	Volts	
Leakage Current	± 1	$\mu\text{A max}$	
Input Capacitance	20	pF typ	
REFERENCE INPUT			
REF_{IN} Input Voltage Range	$2.3/V_{DD}$	V min/max	Functional from 1.2 V
Input Impedance	150	k Ω typ	
LOGIC INPUTS			
Input High Voltage, V_{INH}	3	V min	$AV_{DD} = DV_{DD} = 4.5\text{ V to }5.5\text{ V}$ $AV_{DD} = DV_{DD} = 3.0\text{ V to }3.6\text{ V}$ $AV_{DD} = DV_{DD} = 4.5\text{ V to }5.5\text{ V}$ $AV_{DD} = DV_{DD} = 3.0\text{ V to }3.6\text{ V}$ Typically 10 nA, $V_{IN} = 0\text{ V or }V_{DD}$
	2.1	V min	
Input Low Voltage, V_{INL}	0.4	V max	
	0.6	V max	
Input Current, I_{IN}	± 10	$\mu\text{A max}$	
Input Capacitance, C_{IN}^4	10	pF max	
LOGIC OUTPUTS			
Output High Voltage, V_{OH}	4	V min	$I_{SOURCE} = 200\text{ }\mu\text{A}$ $AV_{DD} = DV_{DD} = 4.5\text{ V to }5.5\text{ V}$ $AV_{DD} = DV_{DD} = 3.0\text{ V to }3.6\text{ V}$ $I_{SINK} = 0.8\text{ mA}$
	2.4	V min	
Output Low Voltage, V_{OL}	0.4	V max	
Floating-State Leakage Current	± 10	$\mu\text{A max}$	
Floating-State Output Capacitance ⁴	10	pF max	
Output Coding	Straight (Natural) Binary Twos Complement		
			Unipolar Input Range Bipolar Input Range
CONVERSION RATE			
Conversion Time	1.2	$\mu\text{s max}$	$t_{CLKIN} \times 18$
Track/Hold Acquisition Time	0.5	$\mu\text{s min}$	

Parameter	A Version ¹	Units	Test Conditions/Comments
POWER REQUIREMENTS			
AV_{DD}, DV_{DD}	+3.0/+5.5	V min/max	
I_{DD}			
Normal Mode ⁵	15	mA max	$AV_{DD} = DV_{DD} = 3.0$ V to 5.5 V. Typically 12 mA
Sleep Mode ⁶			
With External Clock On	10	μ A typ	Full power-down. Power management bits in control register set as PMGT1 = 1, PMGT0 = 0.
	400	μ A typ	Partial power-down. Power management bits in control register set as PMGT1 = 1, PMGT0 = 1.
With External Clock Off	5	μ A max	Typically 1 μ A. Full power-down. Power management bits in control register set as PMGT1 = 1, PMGT0 = 0.
	200	μ A typ	Partial power-down. Power management bits in control register set as PMGT1 = 1, PMGT0 = 1.
Normal Mode Power Dissipation	75	mW max	$V_{DD} = 5.5$ V: Typically 55 mW
	45	mW max	$V_{DD} = 3.6$ V: Typically 30 mW
Sleep Mode Power Dissipation			
With External Clock On	55	μ W typ	$V_{DD} = 5.5$ V
	36	μ W typ	$V_{DD} = 3.6$ V
With External Clock Off	27.5	μ W max	$V_{DD} = 5.5$ V: Typically 5.5 μ W
	18	μ W max	$V_{DD} = 3.6$ V: Typically 3.6 μ W
SYSTEM CALIBRATION			
Offset Calibration Span ⁷	$+0.05 \infty V_{REF}/-0.05 \infty V_{REF}$	V max/min	Allowable Offset Voltage Span for Calibration
Gain Calibration Span ⁷	$+0.025 \infty V_{REF}/-0.025 \infty V_{REF}$	V max/min	Allowable Full-Scale Voltage Span for Calibration

NOTES

¹Temperature range -40°C to $+85^{\circ}\text{C}$.

²Specifications apply after calibration.

³Not production tested. Guaranteed by characterization at initial product release.

⁴Sample tested @ $+25^{\circ}\text{C}$ to ensure compliance.

⁵All digital inputs @ DGND except for $\overline{\text{CONVST}}$ @ DV_{DD} . No load on the digital outputs. Analog inputs @ AGND.

⁶CLKIN @ DGND when external clock off. All digital inputs @ DGND except for $\overline{\text{CONVST}}$ @ DV_{DD} . No load on the digital outputs. Analog inputs @ AGND.

⁷The offset and gain calibration spans are defined as the range of offset and gain errors that the AD7855 can calibrate. Note also that these are voltage spans and are not absolute voltages (i.e., the allowable system offset voltage presented at AIN(+) for the system offset error to be adjusted out will be $\text{AIN}(-) \pm 0.05 \infty V_{REF}$, and the allowable system full-scale voltage applied between AIN(+) and AIN(-) for the system full-scale voltage error to be adjusted out will be $V_{REF} \pm 0.025 \infty V_{REF}$ (unipolar mode) and $V_{REF}/2 \pm 0.025 \infty V_{REF}$ (bipolar mode)). This is explained in more detail in the calibration section of the data sheet.

Specifications subject to change without notice.